

Electrical Engineering

A sectorial scheme of gate-all-around field effect transistor with improved electrical characteristics

Mohammad Karbalaeei^{a,*}, Daryoosh Dideban^{a,b}, Hadi Heidari^c

^a Institute of Nanoscience and Nanotechnology, University of Kashan, Kashan, Iran

^b Department of Electrical and Computer Engineering, University of Kashan, Iran

^c James Watt School of Engineering, University of Glasgow, G12 8QQ Glasgow, United Kingdom

ARTICLE INFO

Article history:

Received 10 December 2019

Revised 17 March 2020

Accepted 11 April 2020

Available online 11 June 2020

Keywords:

GAA-FET

Sectorial cross section

Short channel effects

TCAD simulations

Scaling

ABSTRACT

Reliability and controllability for a new scheme of gate-all-around field effect transistor (GAA-FET) with a silicon channel utilizing a sectorial cross section is evaluated in terms of I_{on}/I_{off} current ratio, transconductance, subthreshold slope, threshold voltage roll-off, and drain induced barrier lowering (DIBL). In addition, the scaling behavior of electronic figures of merit is comprehensively studied with the aid of physical simulations. The electrical characteristic of proposed structure is compared with a circular GAA-FET, which is previously calibrated with an IBM sample at the 22 nm channel length using 3D-TCAD simulations. Our simulation results show that sectorial cross section GAA-FET is a superior structure for controlling short channel effects (SCEs) and to obtain better performance compared to conventional circular cross section counterpart.

© 2020 The Authors. Published by Elsevier B.V. on behalf of Faculty of Engineering, Ain Shams University. This is an open access article under the CC BY license (<http://creativecommons.org/licenses/by/4.0/>).

1. Introduction

To improve the device performance, reliability against SCEs and scalability, several structures and materials have been proposed during last decades. It has been shown that the electrical characteristics of a single gate Field Effect Transistor (FET) can be improved by applying device engineering methods in the gate [1,2], active region [3–6], and buried oxide [7–9] or switching to other structures like double gate MOSFET [10–12], Fin-FET [13–15], nanowire FET [16,17], and gate-all-around (GAA) FET structures [18–21], due to increase of the gate electrostatic control over the channel. Furthermore, there is a consensus in the community to incorporate other transport mechanisms and materials in MOSFETs comprising of tunnel FETs (TFETs) [22–24], 2D graphene sheet and graphene nanoribbon structures [25–27], and carbon nanotubes [28,29], to ensure continuous device performance improvement. However, TFETs have the drawbacks of low drive current and ambipolar conduction, which restricts their

application in digital and analogue circuits [30–36]. Recently several techniques have been proposed to overcome mentioned drawbacks including incorporation of high-k dielectric material [37], utilizing silicon source stack [38], and using auxiliary gate above the source side [39]. On the other hand, making FETs comprised of graphene and nanotubes need more research and development in the fabrication process for deploying them in digital circuits [40,41]. Touching upon above mentioned facts, it seems that GAA-FETs are ultimate structure of scaling [42,43]. Wrapping gate around the channel of this structure leads to better electrostatic control which results in better remedy of short channel effects in these devices [44]. Although GAA-FETs are of promising structures for deep scaling compared to Fin-FETs, Omega-FETs, double gate-MOSFETs, and single gate MOSFETs, weak subthreshold characteristic is among serious concerns regarding to these devices which limits their applications in low power and steep switching circuits [45].

In this work we propose a scheme of sectorial cross section gate-all-around field effect transistor (Sec-GAAFET) and consider its electrical characteristics against SCEs by scaling the channel length. The electrical characteristics of proposed structure are compared with a circular cross section GAAFET (Cir-GAAFET) sample of IBM, which had previously been calibrated by ATLAS simulator. In order to have reliable results, quantum models have been utilized in our simulations so that quantum mechanical confinement phenomenon obviously influence on the carrier distribution

* Corresponding author.

E-mail address: m.karbalaeei@grad.kashanu.ac.ir (M. Karbalaeei).

Peer review under responsibility of Ain Shams University.



Production and hosting by Elsevier

and electrical characteristics of the proposed device. Furthermore, Self-consistent solution of Schrödinger and Poisson equations in the transverse direction of GAAFETs under study is obtained to calculate carrier concentration and potential in the device more accurately.

The rest of this paper is arranged in the following form. We introduce the device geometric parameters and TCAD-simulation settings and incorporated models in Section 2. Simulation results are presented and discussed in Section 3 and a comprehensive conclusion regarding this study is coming in Section 4.

2. Device structure and simulation setting

A schematic view of the proposed structure is illustrated in Fig. 1(a). During this work the electrical characteristics of this structure is compared with a circular cross section GAA-FET as shown in Fig. 1(b). All geometric parameters related to these devices are presented in Table 1. It is worth noting that the oxide thickness, silicon radius, and incorporated angles of the proposed structure have selected such that both devices have equivalent oxide and silicon areas in the cross section view in order to make a fair comparison. The proposed fabrication process of the Sec-

Table 1
Parameters of Cir-GAA-FET and SEC-GAAFET structures.

Parameter		Value	
		Cir-GAA	SEC-GAA
Circular silicon/SiO ₂ radius	r_1	6.4 nm	1 nm
	r_2	–	11.13 nm
Side oxide Angle (theta 1)	–	–	15 deg
Silicon Angle (theta 2)	–	–	120 deg
Gate oxide thickness	1.5 nm	–	1.1 nm
Channel Length (L_G)	22 nm	–	22 nm
Source/Drain extended length (L_S/L_D)	20 nm	–	20 nm
Lateral Gaussian doping fall off in drain/source	0.02	–	0.02
Source/Drain n-type doping	$5 \times 10^{19} \text{ cm}^{-3}$	–	$5 \times 10^{19} \text{ cm}^{-3}$
Gate Workfunction (WF)	4.512 eV	–	4.512 eV

GAAFET structure is shown in Fig. 1(c). Complex tilt lithography and deposition fabrication process can realize this structure [46]. The silicon wafer in step (1) is angularly dry etched in step (2) and then gate material is deposited in step (3). After another dry etching in gate material in step (4), SiO₂ is deposited in step (5). Then a tilt angular etching is done in the oxide and silicon is




Fig. 1. Schematic view along with cross section of (a) Sectorial GAA-FET and (b) circular GAA-FET under study. (c) The proposed fabrication process of the Sec-GAAFET.

deposited in steps (6) and (7). Afterward by a proper deposition the whole structure is formed in step (8).

All of simulations in this work have performed using 3D-ATLAS version 5.22.1.R which is a popular simulator for predicting electrical performance of semiconductors devices at special bias conditions. In this work we utilized Schrödinger and drift-diffusion mode-space (DD_MS) quantum models. Schrödinger model predicts eigen energy and eigen function of each subband in the transverse direction of silicon channel, and DD_MS model is a semi classical transport model for devices with intense confinement in the transverse direction [47]. Due to the fact that this model uses classical ATLAS models comprising of drift-diffusion and mobility models in the transport direction, calculation time is less than fully quantum transport model of NEGF mode-space (NEGF_MS) which considers ballistic transport in the device. Also, von Neumann boundary conditions for potential is applied in the source and drain contacts. Enabling this type of boundary condition along with Schrödinger model is useful for devices with transverse confinement. And, as the potential in the source and drain are float, thus total carrier concentration in these contacts change with the bias. In fact, the current calculation in the device starts with electron concentration estimation using the following equation [47]:

$$n_{vb} = 2 \frac{K_B T}{A \pi \hbar^2} \sum_v \ln \left[1 + \exp \left(-\frac{E_{vb} - E_{F,vb}}{K_B T} \right) \right] \sqrt{m_1^{vb} m_2^{vb}} \quad (1)$$

where parameters n_{vb} , $E_{F,vb}$, E_{vb} , and $m_{1,2}$ denote electron concentration, quasi-Fermi level, electron energy and electron effective mass in subband v with effective mass b , respectively. Also K_B , \hbar , T , and A are Boltzmann's constant, Planck's constant, absolute temperature, and normalized area, respectively. The calculated electron concentration is substituted in the charge part of Poisson's equation and then calculated potential is substituted back into Schrödinger equation to extract eigen energy and eigen function. This iterative calculation process continues until a self-consistent solution is obtained between two equations. Afterward, the current of each subband is calculated using the following one dimensional drift-diffusion transport model [47]:

$$J_{vb} = q \mu_{vb} n_{vb} \frac{\partial E_{vb}}{\partial z} - q D_{vb} \frac{\partial n_{vb}}{\partial z} \quad (2)$$

where q , μ_{vb} , and D_{vb} are electronic charge, carrier mobility and diffusion coefficient of each subband in z direction.

The Cir-GAAFET in this study is an approximation of a non-uniform cross section IBM GAAFET sample with a 22 nm channel length and a perimeter of 40.21 nm which is estimated by a circle with radius $r_{Si} = 6.4$ nm as given in the literature [21,48]. Fig. 2(a) compares the transfer characteristics of our simulation and IBM experimental results at $V_{DS} = 0.05$ V and $V_{DS} = 1.0$ V [21,48] which achieved using the Gaussian doping profile shown in Fig. 2(b) similar to [48]. Based on this profile, this device is not junctionless, since junctionless devices have uniform doping profile. According to this figure there is a good agreement between the results obtained by calibration of fitting parameters like electron mobility and effective mass. Thus it is expected that our following simulation results have enough accuracy and they are reliable to report. It is worth noting that the main idea behind proposition of this structure is to improve the electrical characteristics of GAA-FET in terms of subthreshold characteristics, I_{ON}/I_{OFF} ratio and to remedy short channel effects with stronger electrostatic control of the gate over the channel.

3. Results and discussion

Fig. 3 depicts the transfer characteristics of both Cir-GAAFET and Sec-GAAFET at $V_{DS} = 1.0$ V and gate workfunction of





Fig. 2. (a) Calibration of ATLAS simulator against experimental results [21,48] and (b) Gaussian doping profile considerations in calibration.




Fig. 3. Transfer characteristics of Cir-GAAFET and Sec-GAAFET at $V_{DS} = 1.0$ V.

WF = 4.512 eV. It is obvious that the Sec-GAAFET has better subthreshold characteristics and drive current compared to its counterpart. We believe the lower off-state current in the proposed device is due to better gate electrostatic control over the channel

of this structure. In fact, as the silicon channel perimeter in the Sec-GAAFET is more compared with Cir-GAAFET (45.6 nm vs 40.21 nm), so it is expected that its gate electrode has more influence on the channel region and the carriers passing through the channel. Higher drive current in the proposed structure is indebted to its better transconductance condition which is discussed later. It should be noted that by increasing the gate workfunction, threshold voltage increases and then the transfer characters shift to the right side. In such a case, both I_{OFF} and I_{ON} currents will be reduced. Also, if the gate workfunction is decreased, then reversed results is obtained or transfer characteristic shifts to the left; threshold voltage reduces; and both I_{OFF} and I_{ON} currents increase [46].

Transconductance in a FET is defined by the following relation [49]:

$$g_m = \frac{dI_D}{dV_{GS}} \big|_{V_{DS}=const} \quad (3)$$

This parameter reveals the amount of drain current increase with V_{GS} and also has influence on the device amplification amount. Due to the fact that transconductance in the Sec-GAAFET is more than its counterpart according to Fig. 4, therefore it is expected that the gate has stronger control over the channel in the proposed device compared to Cir-GAAFET and this causes a higher drive current in the Sec-GAAFET. The ratio of g_m/I_D in a device depicts amplification (g_m) over power dissipation (I_{DS}) rate and it is an interesting parameters for device and circuit designers [50]. Based on Fig. 4, this rate is higher in the proposed device, which shows improvement in the device performance from efficiency perspective.

Fig. 5 depicts electron current density in the devices under study at bias $V_{GS} = V_{DS} = 1.0$ V. As it is obvious, electron current density in the silicon channel of two devices is more intensive than silicon-oxide interface, which is due to the fact that electron quantum mechanical confinement phenomenon occurs in the transverse direction of both structures [44]. Moreover, since Cir-GAAFET has symmetrical cross section, electron current density distribution is also symmetric in this device. However, asymmetric cross section in the Sec-GAAFET has led current density to concentrate near the sharp corners of sector where gate potential has more influence on the electrons moving in the channel.

In another investigation we have studied scaling effect on three parameters: I_{ON}/I_{OFF} , subthreshold slope (SS), and threshold voltage (V_{TH}). Fig. 6 shows I_{ON}/I_{OFF} ratio of both structures at two drain voltages of $V_{DS} = 0.05$ V and $V_{DS} = 1.0$ V. It confirms a higher




Fig. 4. Transconductance over drain current ratio (left axis) and transconductance (right axis) versus gate voltage at $V_{DS} = 1.0$ V.




Fig. 5. Electron current density counterplot of (a) Sec-GAAFET and (b) Cir-GAAFET at $V_{GS} = V_{DS} = 1.0$ V.




Fig. 6. On-state current over off-state current ratio variation by scaling at $V_{DS} = 0.05$ -V and $V_{DS} = 1.0$ V.

on-state to off-state current ratio for Sec-GAAFET. As the drain voltage increases, due to drive current enhancement, the excellence of the proposed structure is significantly seen in terms of having better I_{ON}/I_{OFF} .




Fig. 7. Subthreshold slope (SS) variation by scaling at $V_{DS} = 0.05$ V and $V_{DS} = 1.0$ V.




Fig. 8. Threshold voltage variation by scaling at $V_{DS} = 0.05$ V and $V_{DS} = 1.0$ V.

Subthreshold slope (SS) is another serious concern for GAAFETs. This parameter has better status in Sec-GAAFET as scaling occurs according to Fig. 7. Since gate has an enhanced control over the channel in the proposed device, this parameter is lower for this device compared to its counterpart for both high and low drain bias conditions.

In Fig. 8 threshold voltage variations of both devices under study have been shown. To extract V_{TH} , constant current criteria at $I_{DS} = 1 \times 10^{-5}$ A is used. This figure contains two SCEs improvement. First, it is obvious that V_{TH} roll-off in the proposed device is lower than its counterpart by scaling. Second, since V_{TH} roll-offs are lower in Sec-GAAFET under two biases of $V_{DS} = 0.05$ V and $V_{DS} = 1.0$ V, it means that the influence of drain bias on the channel region has been limited [51]. So, it is expected that the short channel effect of DIBL to be reduced in the proposed device compared to its counterpart.

It should be noted that using hetero-junction at the source region can modify the electrical characteristics. Germanium for instance owing to (a) lower bandgap, (b) higher carrier mobility compared to silicon and (c) pinning its fermi level close to the valance band in the equilibrium, can degrade subthreshold characteristics and increase short channel effects by modifying energy band profile of carriers in the device [46].

4. Conclusion

In this paper we introduced a new scheme of GAA-FET with a sectorial cross section. The proposed structure has shown better gate electrostatic control over silicon channel compared to a 22 nm counterpart from IBM sample. This improvement is indebted to more silicon channel perimeter in the Sec-GAAFET than circular GAAFET in equal silicon channel area conditions. Based on our simulation results the proposed device has better electrical performance in terms of subthreshold characteristics and drive current. Furthermore, Sec-GAAFET has shown more endurance against short channel effects comprising of threshold voltage roll-off and DIBL by scaling. Therefore, it is a good method to switch toward ultimate structures of GAAFETs by increasing channel perimeter to area ratio with fabrication and lithography progress for deep scaling.

Acknowledgement

This research was supported by University of Kashan under supervision of Dr. Daryoosh Dideban. Authors are also thankful

to the support received for this work from Microelectronics Lab (meLab) under grant number EPSRC IAA (EP/R511705/1) at the University of Glasgow, UK.

References

- [1] Karbalaeei M, Dideban D. A nanoscale silicon on insulator transistor with superior performance using dual material gate and retrograde/halo doping in source/drain sides. *J Phys Chem Solids* 2019;109247.
- [2] Upasana RN, Gupta M, Saxena M. Simulation study for dual material gate hetero-dielectric TFET: static performance analysis for analog applications. In: 2013 Annual IEEE India Conference (INDICON); 2013.
- [3] Mehrad M, Ghadi ES. C-shape silicon window nano MOSFET for reducing the short channel effects. In: Joint International EUROSOL workshop and international conference on ultimate integration on silicon (EUROSOL-ULIS), 2017; 2017. p. 164–7.
- [4] Anvarifard MK, Orouji AA. Proper electrostatic modulation of electric field in a reliable nano-SOI with a developed channel. *IEEE Trans Electron Devices* 2018.
- [5] Anvarifard MK, Orouji AA. Stopping electric field extension in a modified nanostructure based on SOI technology—a comprehensive numerical study. *Superlattices Microstruct* 2017;111:206–20.
- [6] Anvarifard MK, Orouji AA. A novel nanoscale low-voltage SOI MOSFET with dual tunnel diode (DTD-SOI): Investigation and fundamental physics. *Physica E* 2015;70:101–7.
- [7] Saremi M, Ebrahimi B, Afzali-Kusha A. Ground plane SOI MOSFET based SRAM with consideration of process variation. In: 2010 IEEE international conference of electron devices and solid-state circuits (EDSSC); 2010. p. 1–4.
- [8] Dideban D, Karbalaeei M, Moezi N, Heidari H. Improvement of a nano-scale silicon on insulator field effect transistor performance using electrode, doping and buried oxide engineering. *J Nanostruct* 2019.
- [9] Karbalaeei M, Dideban D. A novel Silicon on Insulator MOSFET with an embedded heat pass path and source side channel doping. *Superlattices Microstruct* 2016;90:53–67.
- [10] Ramezani Z, Orouji AA. A novel double gate MOSFET by symmetrical insulator packets with improved short channel effects. *Int J Electron* 2018;105:361–74.
- [11] Ramezani Z, Orouji AA, Ghoreishi SA, Amir IS. A nano junctionless double-gate MOSFET by using the charge plasma concept to improve short-channel effects and frequency characteristics. *J Electron Mater* 2019;48:7487–94.
- [12] Zareiee M. A new architecture of the dual gate transistor for the analog and digital applications. *AEU-Int J Electron Commun* 2019;100:114–8.
- [13] Saremi M, Afzali-Kusha A, Mohammadi S. Ground plane fin-shaped field effect transistor (GP-FinFET): a FinFET for low leakage power circuits. *Microelectron Eng* 2012;95:74–82.
- [14] Bousari NB, Anvarifard MK, Haji-Nasiri S. Improving the electrical characteristics of nanoscale triple-gate junctionless FinFET using gate oxide engineering. *AEU-Int J Electron Commun* 2019.
- [15] Mobarakeh MS, Omrani S, Vali M, Bayani A, Omrani N. Theoretical logic performance estimation of Silicon, Germanium and SiGe nanowire fin-field effect transistor. *Superlattices Microstruct* 2018;120:578–87.
- [16] Bayani AH, Dideban D, Voves J, Moezi N. Investigation of sub-10nm cylindrical surrounding gate germanium nanowire field effect transistor with different cross-section areas. *Superlattices Microstruct* 2017;105:110–6.
- [17] Bayani AH, Voves J, Dideban D. Effective mass approximation versus full atomistic model to calculate the output characteristics of a gate-all-around germanium nanowire field effect transistor (GAA-GeNW-FET). *Superlattices Microstruct* 2018;113:769–76.
- [18] Narang R, Saxena M, Gupta R, Gupta M. Drain current model for a gate all around (GAA) p–n–p–n tunnel FET. *Microelectron J* 2013;44:479–88.
- [19] Nagy D, Indalecio G, García-Loureiro AJ, Elmessary MA, Kalna K, Seoane N. FinFET versus gate-all-around nanowire FET: performance, scaling, and variability. *IEEE J Electron Devices Soc* 2018;6:332–40.
- [20] Kumar P, Singh S, Singh NP, Modi B, Gupta N. Germanium v/s silicon Gate-all-around junctionless nanowire transistor. In: 2nd International Conference on Devices, Circuits and Systems (ICDCS). p. 1–5.
- [21] Bangsaruntip S, Balakrishnan K, Cheng S-L, Chang J, Brink M, Lauer I, et al. Density scaling with gate-all-around silicon nanowire MOSFETs for the 10 nm node and beyond. In: 2013 IEEE international electron devices meeting; 2013. p. 1–4.
- [22] Imenabadi RM, Saremi M, Vandenberghe WG. A novel PNP-like Z-shaped tunnel field-effect transistor with improved ambipolar behavior and RF performance. *IEEE Trans Electron Devices* 2017;64:4752–8.
- [23] Mobarakeh MS, Moezi N, Vali M, Dideban D. A novel graphene tunnelling field effect transistor (GTFET) using bandgap engineering. *Superlattices Microstruct* 2016;100: 1221–9. 2016/12/01/.
- [24] Jain P, Prabhat V, Ghosh B. Dual metal-double gate tunnel field effect transistor with mono/hetero dielectric gate material. *J Comput Electron* 2015;14:537–42.
- [25] Karbalaeei M, Dideban D, Heidari H. Improvement in electrical characteristics of Silicon on Insulator (SOI) transistor using Graphene material. *Results Phys* 2019;102806.
- [26] Karbalaeei M, Dideban D. A scheme for silicon on insulator field effect transistor with improved performance using graphene. *ECS J Solid State Sci Technol* 2019;8:M85–92.


- [27] Nanmeni Bondja C, Geng Z, Granzner R, Pezoldt J, Schwierz F. Simulation of 50-nm gate graphene nanoribbon transistors. *Electronics* 2016;5:3.
- [28] Naderi A, Tahne BA. T-CNTFET with gate-drain overlap and two different gate metals: a novel structure with increased saturation current. *ECS J Solid State Sci Technol* 2016;5:M3032–6.
- [29] Kyung C-M. Nano devices and circuit techniques for low-energy applications and energy harvesting. Springer; 2015.
- [30] Yadav DS, Sharma D, Raad BR, Bajaj V. Dual workfunction hetero gate dielectric tunnel field-effect transistor performance analysis. In: International Conference on Advanced Communication Control and Computing Technologies (ICACCCT), 2016; 2016. p. 26–9.
- [31] Zhou G, Lu Y, Li R, Zhang Q, Hwang WS, Liu Q, et al. Vertical InGaAs/InP tunnel FETs with tunneling normal to the gate. *IEEE Electron Device Lett* 2011;32:1516–8.
- [32] Choi WY, Lee W. Hetero-gate-dielectric tunneling field-effect transistors. *IEEE Trans Electron Devices* 2010;57:2317–9.
- [33] Saurabh S, Kumar MJ. Impact of strain on drain current and threshold voltage of nanoscale double gate tunnel field effect transistor: theoretical investigation and analysis. *Jpn J Appl Phys* 2009;48:064503.
- [34] Krishnamohan T, Kim D, Raghunathan S, Saraswat K. Double-gate strained-Ge heterostructure tunneling FET (TFET) with record high drive currents and $\ll 60\text{mV}/\text{dec}$ subthreshold slope. In: Electron devices meeting, 2008. IEDM 2008. IEEE International; 2008. p. 1–3.
- [35] Boucart K, Ionescu AM. Length scaling of the double gate tunnel FET with a high-k gate dielectric. *Solid-State Electron* 2007;51:1500–7.
- [36] Saurabh S, Kumar MJ. Fundamentals of tunnel field-effect transistors. CRC Press; 2016.
- [37] Choi WY, Lee HK. Demonstration of hetero-gate-dielectric tunneling field-effect transistors (HG TFETs). *Nano Convergence* 2016;3:13.
- [38] Karbalaeei M, Dideban D. Influence of source stack and heterogeneous gate dielectric on band to band tunneling rate of tunnel FET. *Silicon*; 2019. p. 1–7.
- [39] Karbalaeei M, Dideban D, Moezi N. Improvement of tunnel field effect transistor performance using auxiliary gate and retrograde doping in the channel. *J Electr Comput Eng Innov* 2019;7:27–34.
- [40] Schwierz F. Graphene transistors. *Nat Nanotechnol* 2010;5:487.
- [41] Hanson GW. Fundamentals of nanoelectronics. Prentice Hall; 2008.
- [42] Huang Y-C, Chiang M-H, Wang S-J, Fossum JG. GAAFET versus pragmatic FinFET at the 5nm Si-based CMOS technology node. *IEEE J Electron Devices Soc* 2017;5:164–9.
- [43] International Technology Roadmap for Semiconductors 2.0; 2015.
- [44] Karbalaeei M, Dideban D, Heidari H. Impact of high-k gate dielectric with different angles of coverage on the electrical characteristics of gate-all-around field effect transistor: a simulation study. *Results Phys* 2019;10:2823.
- [45] Dash S, Mishra G. An extensive electrostatic analysis of dual material gate all around tunnel FET (DMGAA-TFET). *Adv Nat Sci: Nanosci Nanotechnol* 2016;7:025012.
- [46] Sahay S, Kumar MJ. Junctionless field-effect transistors: design, modeling and simulation; 2019.
- [47] Atlas DS. Atlas user's manual. Silvaco International Software, Santa Clara, CA, USA; 2016.
- [48] Elmessary MA, Nagy D, Aldegunde M, Seoane N, Indalecio G, Lindberg J, et al. Scaling/LER study of Si GAA nanowire FET using 3D finite element Monte Carlo simulations. *Solid-State Electron* 2017;128:17–24.
- [49] Razavi B. Design of analog CMOS integrated circuits, 1st ed. McGraw-Hill; 2001.
- [50] Colinge J-P. Silicon-on-insulator technology: materials to VLSI. Springer Science & Business Media; 2004.
- [51] Taur Y, Ning TH. Fundamentals of modern VLSI devices. Cambridge University Press; 2013.



Mohamamd Karbalaeei was born in Kashan, Iran. His nationality is from Afghanistan. He received the M.Sc. degree in Electronics from the University of Kashan at 2015 and then received a Ph.D. scholarship awarded for foreign talented students from ministry of research and technology of Iran to continue his study. He is currently is a Ph.D. student of Nanoelectronics at Institute of Nanoscience and Nanotechnology, the University of Kashan, Iran. His fields of research are semiconductor physics and simulation of nanoscale devices including SOI MOSFETS, TFET, and Graphene FETs. He has published several indexed journal papers.



Daryoosh Dideban is currently an Associate professor of Nanoelectronics at department of Electrical and Computer Engineering, University of Kashan. He received the M.Sc. and Ph.D. degrees from Sharif University of technology, Iran and University of Glasgow, UK, both in Electronics Engineering. His fields of research are devices simulation, compact modeling, novel two-dimensional devices, and statistical variability.



Hadi Heidari (PhD, SMIEEE) is a Lecturer in the School of Engineering and lead of the Microelectronics Lab (meLAB) at the University of Glasgow. He received his PhD in Microelectronics from the University of Pavia (Italy) in 2015, where he worked on Integrated CMOS Magnetic Sensory Microsystems. He spent Postdoctoral at the University of Glasgow before he joined the Glasgow College UESTC in 2016. Dr Heidari is member of the IEEE Circuits and Systems Society Board of Governors (BoG), IEEE Sensors Council Administrative Committee (AdCom), IEEE Sensors Council Young Professional Representative and Senior Member of IEEE. He is on the Editorial Board of Microelectronics Journal, Guest Editor for the IEEE Sensors Journal, and Guest Associate Editor for the IEEE Journal of Electromagnetics, RF and Microwaves in Medicine and Biology and IEEE Access. Dr Heidari has authored or co-authored over 80 peer-reviewed publications in international journals or conference proceedings and acts as a reviewer for several journals and conferences. He has received several best paper awards from IEEE international conferences including ISCAS'14, PRIME'14, ISSCC'16, and travel scholarship from IEEE NGCAS'17. He was a research visitor with the University of Macau, China, and McGill University, Canada.